>
TS PGECET
>
Instrumentation Engineering
List of top Instrumentation Engineering Questions on Digital Electronics and Logic Gates asked in TS PGECET
The Boolean expression \(\overline{(A+B+C)}\) is equal to
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
The Boolean expression \(\overline{(A+B+C)}\) is equal to
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
A mod-10 counter requires
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
A shift register is mainly used for
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Among logic families, which offers the highest speed (lowest propagation delay)?
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
A full adder has
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Convert \(12.125\) decimal into binary
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Sequential circuits differ from combinational circuits because they
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Compared to TTL, CMOS ICs have
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Which of the following converts an analog signal into a square wave?
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Karnaugh map is used to
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
A shift register is mainly used for
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
A mod-10 counter requires
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Convert \(12.125\) decimal into binary
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Sequential circuits differ from combinational circuits because they
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Among logic families, which offers the highest speed (lowest propagation delay)?
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Karnaugh map is used to
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Compared to TTL, CMOS ICs have
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Which of the following converts an analog signal into a square wave?
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
A full adder has
TS PGECET - 2026
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Which of the following statement is correct?
TS PGECET - 2024
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
An 8-bit microcontroller with memory map from 8000H to 9FFFH stores how many bytes?
TS PGECET - 2024
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Introducing Schottky diode between base and collector of TTL output transistor:
TS PGECET - 2024
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
In the given circuit, the race around condition:
TS PGECET - 2024
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
In the JK flip-flop shown, initial Q = 0. Find output sequence at Q after each clock if \( J = K = 1 \):
TS PGECET - 2024
TS PGECET
Instrumentation Engineering
Digital Electronics and Logic Gates
Prev
1
2
Next