List of top Electronics and Communication Engineering Questions on Multiplexers

The MUX shown in fig is \( 4 \times 1 \) multiplexer. The output Z is \[ \text{} \]

How many select lines would be required for an 8-line-to-1-line multiplexer?

Full adder can be implemented by

The following multiplexer gives the logic gate of a/an _____