Neglecting the delays due to the logic gates in the circuit shown in figure, the decimal equivalent of the binary sequence \([ABCD]\) of initial logic states, which will not change with clock, is ..............................
\begin{center}
\includegraphics[width=0.55\textwidth]{28.jpeg}
\end{center}