Concept:
A dual-slope ADC operates in two phases:
• Integration of the unknown input voltage.
• De-integration using a reference voltage.
For an \(n\)-bit dual-slope ADC, the fixed integration interval is selected as
\[
2^n
\]
clock periods.
Step 1: Recall dual-slope ADC operation.
The unknown voltage is integrated for a fixed time.
This fixed time corresponds to
\[
2^n
\]
clock pulses.
Step 2: State the result.
Therefore,
\[
\boxed{2^n}
\]
clock periods are used.
Was this answer helpful?
0
0
Top TS PGECET Electronics and Communication Engineering Questions