>GATE CS
>Computer Organization and Architecture

Found 2 QuestionsSET DEFAULT

Selected Filters

Computer Organization and Architecture

Exams

GATE CS

Years

2024

Subjects

Computer Organization and Architecture

Topics

Implied Mode
Address Space
Cache Memory
Cache Memory - Direct Mapped and Set Associative Mapping
Cache Memory and Virtual Memory
Data-Path and Control Unit
Four Segment Instruction Pipeline
Indexed Address
Instruction Set Architecture: Load-Store (RISC) Design
Interrupts - Vectored, Non-vectored and Daisy Chaining
Machine Instructions and Addressing Modes
Memory Management
Memory hierarchy
Number Representation - Sign-Magnitude Arithmetic and Overflow
Paging
Pipelining Hazards
Structural Hazards

List of top Computer Organization and Architecture Questions on Implied Mode asked in GATE CS

An instruction format has the following structure: \begin{center} Instruction Number: Opcode destination reg, source reg-1, source reg-2} \end{center} Consider the following sequence of instructions to be executed in a pipelined processor: I\(_1\): DIV R3, R1, R2
I\(_2\): SUB R5, R3, R4
I\(_3\): ADD R3, R5, R6
I\(_4\): MUL R7, R3, R8 Which of the following statements is/are TRUE?

GATE CS - 2024
GATE CS
Computer Organization and Architecture
Implied Mode

The format of a single-precision floating-point number as per the IEEE 754 standard is:} \begin{center} \begin{tabular}{|c|c|c|} \hline Sign (1 bit) & Exponent (8 bits) & Mantissa (23 bits)
\hline \end{tabular} \end{center} Choose the largest floating-point number among the following options:

GATE CS - 2024
GATE CS
Computer Organization and Architecture
Implied Mode