An 8 bit successive approximation Analog to Digital Converter (ADC) has a clock frequency of 1 MHz. Assume that the start conversion and end conversion signals occupy one clock cycle each. Among the following options, what is the maximum frequency that this ADC can sample without aliasing?